50-nm E-mode in0.7Ga0.3As PHEMTs on 100-mm InP substrate with fmax > 1 THz

Dae Hyun Kim, Jesús A. Del Alamo, Peter Chen, Wonill Ha, Miguel Urteaga, Berinder Brar

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

26 Scopus citations

Abstract

We have demonstrated 50-nm enhancement-mode (E-mode) In 0.7Ga0.3As PHEMTs with fmax in excess of 1 THz. The devices feature a Pt gate sinking process to effectively thin down the In0.52Al0.48As barrier layer, together with a two-step recess process. The fabricated device with Lg = 50-nm exhibits V T = 0.1 V, gm,max = 1.75 mS/μm, fT = 465 GHz and fmax = 1.06 THz at a moderate value of VDS = 0.75 V. In addition, we have physically modeled the abnormal peaky behavior in Mason's unilateral gain (Ug) at high values of VDS. A revised small signal model that includes a shunting Rgd-NDR with negative value successfully describes the behavior of the device from 1 to 67 GHz.

Original languageEnglish
Title of host publication2010 IEEE International Electron Devices Meeting, IEDM 2010
Pages30.6.1-30.6.4
DOIs
StatePublished - 2010
Event2010 IEEE International Electron Devices Meeting, IEDM 2010 - San Francisco, CA, United States
Duration: 6 Dec 20108 Dec 2010

Publication series

NameTechnical Digest - International Electron Devices Meeting, IEDM
ISSN (Print)0163-1918

Conference

Conference2010 IEEE International Electron Devices Meeting, IEDM 2010
Country/TerritoryUnited States
CitySan Francisco, CA
Period6/12/108/12/10

Fingerprint

Dive into the research topics of '50-nm E-mode in0.7Ga0.3As PHEMTs on 100-mm InP substrate with fmax > 1 THz'. Together they form a unique fingerprint.

Cite this