A New Compensation Strategy Reducing Voltage/Current Distortion in PWM VSI Systems Operating with Low Output Voltages

Jong Woo Choi, Seung Ki Sul

Research output: Contribution to journalArticlepeer-review

202 Scopus citations

Abstract

In a voltage-fed PWM inverter, the relation between the reference voltage and the output voltage is nonlinear due to the dead time effect and the voltage drop of the switching devices. The nonlinear voltage distortion invokes serious problems such as current waveform distortion and deterioration of the performance. Especially, the clamping of current around the zero crossing point is the most serious problem in the low-frequency region. In this paper, the analysis of the zero current clamping phenomenon is discussed. From this analysis, a novel distorted voltage compensation method which eliminates zero current clamping is presented. Experimental results are also presented to demonstrate the validity of the proposed method.

Original languageEnglish
Pages (from-to)1001-1008
Number of pages8
JournalIEEE Transactions on Industry Applications
Volume31
Issue number5
DOIs
StatePublished - 1995

Fingerprint

Dive into the research topics of 'A New Compensation Strategy Reducing Voltage/Current Distortion in PWM VSI Systems Operating with Low Output Voltages'. Together they form a unique fingerprint.

Cite this