An Accurate and Efficient Stochastic Computing Adder Exploiting Bit Shuffle Control Scheme

Donghui Lee; Junhyuk Baik; Yongtae Kim

doi:10.1109/ISOCC56007.2022.10031549

An Accurate and Efficient Stochastic Computing Adder Exploiting Bit Shuffle Control Scheme

Donghui Lee, Junhyuk Baik, Yongtae Kim

Kyungpook National University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

4 Scopus citations

Abstract

Stochastic computing is an emerging computing paradigm. With the use of a simple logic gate, SC can perform arithmetic operations, resulting in a small and low-power design. In this paper, we present an SC adder with one RNG and shuffling operation to improve the accuracy of the operation results. With a 65-nm CMOS technology, the proposed SC adder improves in terms of area, power, and energy by 25.5%, 27.62%, and 23.67%, respectively compared to the conventional SC adder. Additionally, the proposed SC adder improves the MAE and MSE by 1.8 × and 3.3 ×, respectively, compared to the conventional counterpart.

Original language	English
Title of host publication	Proceedings - International SoC Design Conference 2022, ISOCC 2022
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	51-52
Number of pages	2
ISBN (Electronic)	9781665459716
DOIs	https://doi.org/10.1109/ISOCC56007.2022.10031549
State	Published - 2022
Event	19th International System-on-Chip Design Conference, ISOCC 2022 - Gangneung-si, Korea, Republic of Duration: 19 Oct 2022 → 22 Oct 2022

Publication series

Name	Proceedings - International SoC Design Conference 2022, ISOCC 2022

Conference

Conference	19th International System-on-Chip Design Conference, ISOCC 2022
Country/Territory	Korea, Republic of
City	Gangneung-si
Period	19/10/22 → 22/10/22

Keywords

shuffle
stochastic adder
stochastic computing

Access to Document

10.1109/ISOCC56007.2022.10031549

Cite this

Lee, D., Baik, J., & Kim, Y. (2022). An Accurate and Efficient Stochastic Computing Adder Exploiting Bit Shuffle Control Scheme. In Proceedings - International SoC Design Conference 2022, ISOCC 2022 (pp. 51-52). (Proceedings - International SoC Design Conference 2022, ISOCC 2022). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC56007.2022.10031549

@inproceedings{8555d6b5c0fb40d1a6513c22c1117012,

title = "An Accurate and Efficient Stochastic Computing Adder Exploiting Bit Shuffle Control Scheme",

abstract = "Stochastic computing is an emerging computing paradigm. With the use of a simple logic gate, SC can perform arithmetic operations, resulting in a small and low-power design. In this paper, we present an SC adder with one RNG and shuffling operation to improve the accuracy of the operation results. With a 65-nm CMOS technology, the proposed SC adder improves in terms of area, power, and energy by 25.5%, 27.62%, and 23.67%, respectively compared to the conventional SC adder. Additionally, the proposed SC adder improves the MAE and MSE by 1.8 × and 3.3 ×, respectively, compared to the conventional counterpart.",

keywords = "shuffle, stochastic adder, stochastic computing",

author = "Donghui Lee and Junhyuk Baik and Yongtae Kim",

note = "Publisher Copyright: {\textcopyright} 2022 IEEE.; 19th International System-on-Chip Design Conference, ISOCC 2022 ; Conference date: 19-10-2022 Through 22-10-2022",

year = "2022",

doi = "10.1109/ISOCC56007.2022.10031549",

language = "English",

series = "Proceedings - International SoC Design Conference 2022, ISOCC 2022",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "51--52",

booktitle = "Proceedings - International SoC Design Conference 2022, ISOCC 2022",

address = "United States",

}

Lee, D, Baik, J & Kim, Y 2022, An Accurate and Efficient Stochastic Computing Adder Exploiting Bit Shuffle Control Scheme. in Proceedings - International SoC Design Conference 2022, ISOCC 2022. Proceedings - International SoC Design Conference 2022, ISOCC 2022, Institute of Electrical and Electronics Engineers Inc., pp. 51-52, 19th International System-on-Chip Design Conference, ISOCC 2022, Gangneung-si, Korea, Republic of, 19/10/22. https://doi.org/10.1109/ISOCC56007.2022.10031549

An Accurate and Efficient Stochastic Computing Adder Exploiting Bit Shuffle Control Scheme. / Lee, Donghui; Baik, Junhyuk; Kim, Yongtae.
Proceedings - International SoC Design Conference 2022, ISOCC 2022. Institute of Electrical and Electronics Engineers Inc., 2022. p. 51-52 (Proceedings - International SoC Design Conference 2022, ISOCC 2022).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - An Accurate and Efficient Stochastic Computing Adder Exploiting Bit Shuffle Control Scheme

AU - Lee, Donghui

AU - Baik, Junhyuk

AU - Kim, Yongtae

PY - 2022

Y1 - 2022

N2 - Stochastic computing is an emerging computing paradigm. With the use of a simple logic gate, SC can perform arithmetic operations, resulting in a small and low-power design. In this paper, we present an SC adder with one RNG and shuffling operation to improve the accuracy of the operation results. With a 65-nm CMOS technology, the proposed SC adder improves in terms of area, power, and energy by 25.5%, 27.62%, and 23.67%, respectively compared to the conventional SC adder. Additionally, the proposed SC adder improves the MAE and MSE by 1.8 × and 3.3 ×, respectively, compared to the conventional counterpart.

AB - Stochastic computing is an emerging computing paradigm. With the use of a simple logic gate, SC can perform arithmetic operations, resulting in a small and low-power design. In this paper, we present an SC adder with one RNG and shuffling operation to improve the accuracy of the operation results. With a 65-nm CMOS technology, the proposed SC adder improves in terms of area, power, and energy by 25.5%, 27.62%, and 23.67%, respectively compared to the conventional SC adder. Additionally, the proposed SC adder improves the MAE and MSE by 1.8 × and 3.3 ×, respectively, compared to the conventional counterpart.

KW - shuffle

KW - stochastic adder

KW - stochastic computing

UR - http://www.scopus.com/inward/record.url?scp=85148438031&partnerID=8YFLogxK

U2 - 10.1109/ISOCC56007.2022.10031549

DO - 10.1109/ISOCC56007.2022.10031549

M3 - Conference contribution

AN - SCOPUS:85148438031

T3 - Proceedings - International SoC Design Conference 2022, ISOCC 2022

SP - 51

EP - 52

BT - Proceedings - International SoC Design Conference 2022, ISOCC 2022

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 19th International System-on-Chip Design Conference, ISOCC 2022

Y2 - 19 October 2022 through 22 October 2022

ER -

An Accurate and Efficient Stochastic Computing Adder Exploiting Bit Shuffle Control Scheme

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this