Design of a Low-Cost Approximate Adder with a Zero Truncation

Jungwon Lee; Hyoju Seo; Yerin Kim; Yongtae Kim

doi:10.1109/ISOCC50952.2020.9332971

Design of a Low-Cost Approximate Adder with a Zero Truncation

Jungwon Lee
, Hyoju Seo
, Yerin Kim
, Yongtae Kim

Kyungpook National University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

20 Scopus citations

Abstract

We propose a cost-effective approximate adder using a zero truncation technique with acceptable accuracy. The proposed adder design reduces the area by up to 23% compared to the approximate adders considered in this paper when implemented with a 32-nm CMOS technology. Furthermore, our adder shows 16%, 10%, 10%, and 16% better performance in area, power, power-delay product, and area-delay product, respectively, than the lower-part OR adder while providing an acceptable accuracy performance. To see the impact of approximation errors caused by our adder on real applications, it is adopted in a digital image processing and demonstrates that our adder rarely affects the output image quality.

Original language	English
Title of host publication	Proceedings - International SoC Design Conference, ISOCC 2020
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	69-70
Number of pages	2
ISBN (Electronic)	9781728183312
DOIs	https://doi.org/10.1109/ISOCC50952.2020.9332971
State	Published - 21 Oct 2020
Event	17th International System-on-Chip Design Conference, ISOCC 2020 - Yeosu, Korea, Republic of Duration: 21 Oct 2020 → 24 Oct 2020

Publication series

Name	Proceedings - International SoC Design Conference, ISOCC 2020

Conference

Conference	17th International System-on-Chip Design Conference, ISOCC 2020
Country/Territory	Korea, Republic of
City	Yeosu
Period	21/10/20 → 24/10/20

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

SDG 7 Affordable and Clean Energy

Keywords

approximate adder
approximate computing
energy efficiency
low power
zero truncation

Access to Document

10.1109/ISOCC50952.2020.9332971

Cite this

Lee, J., Seo, H., Kim, Y., & Kim, Y. (2020). Design of a Low-Cost Approximate Adder with a Zero Truncation. In Proceedings - International SoC Design Conference, ISOCC 2020 (pp. 69-70). Article 9332971 (Proceedings - International SoC Design Conference, ISOCC 2020). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC50952.2020.9332971

@inproceedings{b71e51f1c4974528b32f72fcd7995959,

title = "Design of a Low-Cost Approximate Adder with a Zero Truncation",

abstract = "We propose a cost-effective approximate adder using a zero truncation technique with acceptable accuracy. The proposed adder design reduces the area by up to 23\% compared to the approximate adders considered in this paper when implemented with a 32-nm CMOS technology. Furthermore, our adder shows 16\%, 10\%, 10\%, and 16\% better performance in area, power, power-delay product, and area-delay product, respectively, than the lower-part OR adder while providing an acceptable accuracy performance. To see the impact of approximation errors caused by our adder on real applications, it is adopted in a digital image processing and demonstrates that our adder rarely affects the output image quality.",

keywords = "approximate adder, approximate computing, energy efficiency, low power, zero truncation",

author = "Jungwon Lee and Hyoju Seo and Yerin Kim and Yongtae Kim",

note = "Publisher Copyright: {\textcopyright} 2020 IEEE.; 17th International System-on-Chip Design Conference, ISOCC 2020 ; Conference date: 21-10-2020 Through 24-10-2020",

year = "2020",

month = oct,

day = "21",

doi = "10.1109/ISOCC50952.2020.9332971",

language = "English",

series = "Proceedings - International SoC Design Conference, ISOCC 2020",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "69--70",

booktitle = "Proceedings - International SoC Design Conference, ISOCC 2020",

address = "United States",

}

Lee, J, Seo, H, Kim, Y & Kim, Y 2020, Design of a Low-Cost Approximate Adder with a Zero Truncation. in Proceedings - International SoC Design Conference, ISOCC 2020., 9332971, Proceedings - International SoC Design Conference, ISOCC 2020, Institute of Electrical and Electronics Engineers Inc., pp. 69-70, 17th International System-on-Chip Design Conference, ISOCC 2020, Yeosu, Korea, Republic of, 21/10/20. https://doi.org/10.1109/ISOCC50952.2020.9332971

Design of a Low-Cost Approximate Adder with a Zero Truncation. / Lee, Jungwon; Seo, Hyoju; Kim, Yerin et al.
Proceedings - International SoC Design Conference, ISOCC 2020. Institute of Electrical and Electronics Engineers Inc., 2020. p. 69-70 9332971 (Proceedings - International SoC Design Conference, ISOCC 2020).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Design of a Low-Cost Approximate Adder with a Zero Truncation

AU - Lee, Jungwon

AU - Seo, Hyoju

AU - Kim, Yerin

AU - Kim, Yongtae

PY - 2020/10/21

Y1 - 2020/10/21

N2 - We propose a cost-effective approximate adder using a zero truncation technique with acceptable accuracy. The proposed adder design reduces the area by up to 23% compared to the approximate adders considered in this paper when implemented with a 32-nm CMOS technology. Furthermore, our adder shows 16%, 10%, 10%, and 16% better performance in area, power, power-delay product, and area-delay product, respectively, than the lower-part OR adder while providing an acceptable accuracy performance. To see the impact of approximation errors caused by our adder on real applications, it is adopted in a digital image processing and demonstrates that our adder rarely affects the output image quality.

AB - We propose a cost-effective approximate adder using a zero truncation technique with acceptable accuracy. The proposed adder design reduces the area by up to 23% compared to the approximate adders considered in this paper when implemented with a 32-nm CMOS technology. Furthermore, our adder shows 16%, 10%, 10%, and 16% better performance in area, power, power-delay product, and area-delay product, respectively, than the lower-part OR adder while providing an acceptable accuracy performance. To see the impact of approximation errors caused by our adder on real applications, it is adopted in a digital image processing and demonstrates that our adder rarely affects the output image quality.

KW - approximate adder

KW - approximate computing

KW - energy efficiency

KW - low power

KW - zero truncation

UR - https://www.scopus.com/pages/publications/85100816533

U2 - 10.1109/ISOCC50952.2020.9332971

DO - 10.1109/ISOCC50952.2020.9332971

M3 - Conference contribution

AN - SCOPUS:85100816533

T3 - Proceedings - International SoC Design Conference, ISOCC 2020

SP - 69

EP - 70

BT - Proceedings - International SoC Design Conference, ISOCC 2020

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 17th International System-on-Chip Design Conference, ISOCC 2020

Y2 - 21 October 2020 through 24 October 2020

ER -

Design of a Low-Cost Approximate Adder with a Zero Truncation

Abstract

Publication series

Conference

UN SDGs

Keywords

Access to Document

Other files and links

Fingerprint

Cite this