FRAM design style utilising bit-plate parallel cell architecture

Yeonbae Chung

doi:10.1049/el:20031104

FRAM design style utilising bit-plate parallel cell architecture

Yeonbae Chung

School of Electronics Engineering

Research output: Contribution to journal › Article › peer-review

2 Scopus citations

Abstract

A new FRAM design method utilising the bit-plate parallel cell architecture is presented. This method is effective in reducing circuit and layout overhead caused by on-pitch plate control circuitry. It also reduces the power consumption in memory array. Implementation results for a 0.13 μm, 512 kb FRAM prototype show that the memory block area in the proposed architecture is 15.6% less than that of the conventional structure.

Original language	English
Pages (from-to)	1706-1708
Number of pages	3
Journal	Electronics Letters
Volume	39
Issue number	24
DOIs	https://doi.org/10.1049/el:20031104
State	Published - 27 Nov 2003

Access to Document

10.1049/el:20031104

Cite this

@article{b6bc062c39504fcc9d264ee93945bc40,

title = "FRAM design style utilising bit-plate parallel cell architecture",

abstract = "A new FRAM design method utilising the bit-plate parallel cell architecture is presented. This method is effective in reducing circuit and layout overhead caused by on-pitch plate control circuitry. It also reduces the power consumption in memory array. Implementation results for a 0.13 μm, 512 kb FRAM prototype show that the memory block area in the proposed architecture is 15.6\% less than that of the conventional structure.",

author = "Yeonbae Chung",

year = "2003",

month = nov,

day = "27",

doi = "10.1049/el:20031104",

language = "English",

volume = "39",

pages = "1706--1708",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "John Wiley \& Sons Inc.",

number = "24",

}

TY - JOUR

T1 - FRAM design style utilising bit-plate parallel cell architecture

AU - Chung, Yeonbae

PY - 2003/11/27

Y1 - 2003/11/27

N2 - A new FRAM design method utilising the bit-plate parallel cell architecture is presented. This method is effective in reducing circuit and layout overhead caused by on-pitch plate control circuitry. It also reduces the power consumption in memory array. Implementation results for a 0.13 μm, 512 kb FRAM prototype show that the memory block area in the proposed architecture is 15.6% less than that of the conventional structure.

AB - A new FRAM design method utilising the bit-plate parallel cell architecture is presented. This method is effective in reducing circuit and layout overhead caused by on-pitch plate control circuitry. It also reduces the power consumption in memory array. Implementation results for a 0.13 μm, 512 kb FRAM prototype show that the memory block area in the proposed architecture is 15.6% less than that of the conventional structure.

UR - https://www.scopus.com/pages/publications/0345134649

U2 - 10.1049/el:20031104

DO - 10.1049/el:20031104

M3 - Article

AN - SCOPUS:0345134649

SN - 0013-5194

VL - 39

SP - 1706

EP - 1708

JO - Electronics Letters

JF - Electronics Letters

IS - 24

ER -

FRAM design style utilising bit-plate parallel cell architecture

Abstract

Access to Document

Other files and links

Fingerprint

Cite this