Low complexity semi–systolic multiplication architecture over GF(2m)

Se Hyu Choi; Keon Jik Lee

doi:10.1587/elex.11.20140713

Low complexity semi–systolic multiplication architecture over GF(2^m)

Se Hyu Choi
, Keon Jik Lee

Department of Civil Engineering

Kyungpook National University

Research output: Contribution to journal › Article › peer-review

8 Scopus citations

Abstract

This paper presents a semi-systolic Montgomery multiplier based on the redundant basis representation of the finite field elements. The proposed multiplier has less hardware and time complexities compared to related multipliers. We also propose a serial systolic Montgomery multiplier that can be applied well in space-limited hardware. Furthermore, a simple inversion based on the proposed scheme is presented.

Original language	English
Article number	20140713
Journal	IEICE Electronics Express
Volume	11
Issue number	20
DOIs	https://doi.org/10.1587/elex.11.20140713
State	Published - 3 Oct 2014

Keywords

Finite field arithmetic
Modular multiplication
Systolic array

Access to Document

10.1587/elex.11.20140713

Cite this

@article{adda19a793c64e2fa0384e9b89f411e8,

title = "Low complexity semi–systolic multiplication architecture over GF(2m)",

abstract = "This paper presents a semi-systolic Montgomery multiplier based on the redundant basis representation of the finite field elements. The proposed multiplier has less hardware and time complexities compared to related multipliers. We also propose a serial systolic Montgomery multiplier that can be applied well in space-limited hardware. Furthermore, a simple inversion based on the proposed scheme is presented.",

keywords = "Finite field arithmetic, Modular multiplication, Systolic array",

author = "Choi, \{Se Hyu\} and Lee, \{Keon Jik\}",

note = "Publisher Copyright: {\textcopyright} IEICE 2014.",

year = "2014",

month = oct,

day = "3",

doi = "10.1587/elex.11.20140713",

language = "English",

volume = "11",

journal = "IEICE Electronics Express",

issn = "1349-2543",

publisher = "Institute of Electronics Information Communication Engineers",

number = "20",

}

TY - JOUR

T1 - Low complexity semi–systolic multiplication architecture over GF(2m)

AU - Choi, Se Hyu

AU - Lee, Keon Jik

N1 - Publisher Copyright: © IEICE 2014.

PY - 2014/10/3

Y1 - 2014/10/3

N2 - This paper presents a semi-systolic Montgomery multiplier based on the redundant basis representation of the finite field elements. The proposed multiplier has less hardware and time complexities compared to related multipliers. We also propose a serial systolic Montgomery multiplier that can be applied well in space-limited hardware. Furthermore, a simple inversion based on the proposed scheme is presented.

AB - This paper presents a semi-systolic Montgomery multiplier based on the redundant basis representation of the finite field elements. The proposed multiplier has less hardware and time complexities compared to related multipliers. We also propose a serial systolic Montgomery multiplier that can be applied well in space-limited hardware. Furthermore, a simple inversion based on the proposed scheme is presented.

KW - Finite field arithmetic

KW - Modular multiplication

KW - Systolic array

UR - https://www.scopus.com/pages/publications/84908263377

U2 - 10.1587/elex.11.20140713

DO - 10.1587/elex.11.20140713

M3 - Article

AN - SCOPUS:84908263377

SN - 1349-2543

VL - 11

JO - IEICE Electronics Express

JF - IEICE Electronics Express

IS - 20

M1 - 20140713

ER -

Low complexity semi–systolic multiplication architecture over GF(2^m)

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this