TY - GEN
T1 - Multi-layer tunnel barrier (Ta2O5/TaO x/TiO2) engineering for bipolar RRAM selector applications
AU - Woo, Jiyong
AU - Lee, Wootae
AU - Park, Sangsu
AU - Kim, Seonghyun
AU - Lee, Daeseok
AU - Choi, Godeuni
AU - Cha, Euijun
AU - Lee, Ji Hyun
AU - Jung, Woo Young
AU - Park, Chan Gyung
AU - Hwang, Hyunsang
PY - 2013
Y1 - 2013
N2 - Ultrathin stoichiometric Ta2O5 layer, which was formed by thermal oxidation of Ta layer on ALD TiO2, exhibits excellent selector characteristics. To maximize the selector performance, we adopted various interface engineering techniques such as Ta2O 5 thickness, control of oxygen profile in TaOx layer, top electrode materials, and band gap of bottom insulating oxide layer. By optimizing process conditions, we obtained outstanding selector performances such as high current density (>107A/cm2), high selectivity (∼104), better off-current (<100nA) and excellent reliabilities. Furthermore, the selector was fabricated in 1K cross-point array and vertically-integrated with Conductive-Bridge RAM (CBRAM).
AB - Ultrathin stoichiometric Ta2O5 layer, which was formed by thermal oxidation of Ta layer on ALD TiO2, exhibits excellent selector characteristics. To maximize the selector performance, we adopted various interface engineering techniques such as Ta2O 5 thickness, control of oxygen profile in TaOx layer, top electrode materials, and band gap of bottom insulating oxide layer. By optimizing process conditions, we obtained outstanding selector performances such as high current density (>107A/cm2), high selectivity (∼104), better off-current (<100nA) and excellent reliabilities. Furthermore, the selector was fabricated in 1K cross-point array and vertically-integrated with Conductive-Bridge RAM (CBRAM).
UR - https://www.scopus.com/pages/publications/84883380683
M3 - Conference contribution
AN - SCOPUS:84883380683
SN - 9784863483477
T3 - Digest of Technical Papers - Symposium on VLSI Technology
SP - T168-T169
BT - 2013 Symposium on VLSI Technology, VLSIT 2013 - Digest of Technical Papers
T2 - 2013 Symposium on VLSI Technology, VLSIT 2013
Y2 - 11 June 2013 through 13 June 2013
ER -