Non-quasi-static RF model for SOI finFET and its verification

In Man Kang

doi:10.5573/JSTS.2010.10.2.160

Non-quasi-static RF model for SOI finFET and its verification

In Man Kang

School of Electronics Engineering

Research output: Contribution to journal › Article › peer-review

4 Scopus citations

Abstract

The radio frequency (RF) model of SOI FinFETs with gate length of 40 nm is verified by using a 3-dimensional (3-D) device simulator. This paper shows the equivalent circuit model which can be used in the circuit analysis simulator. The RMS modeling error of Y-parameter was calculated to be only 0.3%.

Original language	English
Pages (from-to)	160-164
Number of pages	5
Journal	Journal of Semiconductor Technology and Science
Volume	10
Issue number	2
DOIs	https://doi.org/10.5573/JSTS.2010.10.2.160
State	Published - 2010

Keywords

Model
Model verification
Parameter extraction
Radio frequency
Soi finfet

Access to Document

10.5573/JSTS.2010.10.2.160

Cite this

@article{a26c0abc8db544b392912c98f90a5849,

title = "Non-quasi-static RF model for SOI finFET and its verification",

abstract = "The radio frequency (RF) model of SOI FinFETs with gate length of 40 nm is verified by using a 3-dimensional (3-D) device simulator. This paper shows the equivalent circuit model which can be used in the circuit analysis simulator. The RMS modeling error of Y-parameter was calculated to be only 0.3\%.",

keywords = "Model, Model verification, Parameter extraction, Radio frequency, Soi finfet",

author = "Kang, \{In Man\}",

year = "2010",

doi = "10.5573/JSTS.2010.10.2.160",

language = "English",

volume = "10",

pages = "160--164",

journal = "Journal of Semiconductor Technology and Science",

issn = "1598-1657",

publisher = "Institute of Electronics Engineers of Korea",

number = "2",

}

TY - JOUR

T1 - Non-quasi-static RF model for SOI finFET and its verification

AU - Kang, In Man

PY - 2010

Y1 - 2010

N2 - The radio frequency (RF) model of SOI FinFETs with gate length of 40 nm is verified by using a 3-dimensional (3-D) device simulator. This paper shows the equivalent circuit model which can be used in the circuit analysis simulator. The RMS modeling error of Y-parameter was calculated to be only 0.3%.

AB - The radio frequency (RF) model of SOI FinFETs with gate length of 40 nm is verified by using a 3-dimensional (3-D) device simulator. This paper shows the equivalent circuit model which can be used in the circuit analysis simulator. The RMS modeling error of Y-parameter was calculated to be only 0.3%.

KW - Model

KW - Model verification

KW - Parameter extraction

KW - Radio frequency

KW - Soi finfet

UR - https://www.scopus.com/pages/publications/77956944279

U2 - 10.5573/JSTS.2010.10.2.160

DO - 10.5573/JSTS.2010.10.2.160

M3 - Article

AN - SCOPUS:77956944279

SN - 1598-1657

VL - 10

SP - 160

EP - 164

JO - Journal of Semiconductor Technology and Science

JF - Journal of Semiconductor Technology and Science

IS - 2

ER -

Non-quasi-static RF model for SOI finFET and its verification

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this