TY - JOUR
T1 - Non-volatile flash memory based on Van der Waals gate stack using bandgap tunability of hexagonal boron nitride
AU - Jang, Byung Chul
AU - Park, Hamin
N1 - Publisher Copyright:
© 2022 Elsevier B.V.
PY - 2022/8
Y1 - 2022/8
N2 - Electronic devices based on two-dimensional (2D) materials have extended their applications to non-volatile flash memory devices. The gate stack is a key structure in flash memory devices, and the conventional silicon-oxide-nitride-oxide-silicon (SONOS) structure has been widely applied. In this study, we propose a van der Waals (vdW) gate stack based on graphene, molybdenum disulfide (MoS2), and hexagonal boron nitride (hBN) for next-generation flash memory devices. Owing to the bandgap tunability of hBN by functionalization, hBN is capable of forming a tunneling layer, charge trap layer, and blocking layer with different bandgaps, resulting in a suitable energy band offset for program/erase operations and charge storage. This study on the vdW gate stack of MoS2/tunneling hBN/charge trap hBN/blocking hBN/graphene was carried out through technology computer-aided design (TCAD) simulation. The trapped charge density and threshold voltage (Vth) shift were investigated for different bandgaps of the hBN layers. Moreover, the pulse width and cycle were varied to reveal the charge-trapping behavior for further applications.
AB - Electronic devices based on two-dimensional (2D) materials have extended their applications to non-volatile flash memory devices. The gate stack is a key structure in flash memory devices, and the conventional silicon-oxide-nitride-oxide-silicon (SONOS) structure has been widely applied. In this study, we propose a van der Waals (vdW) gate stack based on graphene, molybdenum disulfide (MoS2), and hexagonal boron nitride (hBN) for next-generation flash memory devices. Owing to the bandgap tunability of hBN by functionalization, hBN is capable of forming a tunneling layer, charge trap layer, and blocking layer with different bandgaps, resulting in a suitable energy band offset for program/erase operations and charge storage. This study on the vdW gate stack of MoS2/tunneling hBN/charge trap hBN/blocking hBN/graphene was carried out through technology computer-aided design (TCAD) simulation. The trapped charge density and threshold voltage (Vth) shift were investigated for different bandgaps of the hBN layers. Moreover, the pulse width and cycle were varied to reveal the charge-trapping behavior for further applications.
KW - Energy band offset
KW - Energy bandgap
KW - Flash memory
KW - Hexagonal boron nitride
KW - Interface engineering
KW - Van der Waals heterostructure
UR - http://www.scopus.com/inward/record.url?scp=85133885083&partnerID=8YFLogxK
U2 - 10.1016/j.surfin.2022.102179
DO - 10.1016/j.surfin.2022.102179
M3 - Article
AN - SCOPUS:85133885083
SN - 2468-0230
VL - 32
JO - Surfaces and Interfaces
JF - Surfaces and Interfaces
M1 - 102179
ER -