Performance evaluation of 50 nm in0.7Ga0.3As HEMTs for beyond-CMOS logic applications

Dae Hyun Kim, Jesus A. Del Alamo, Jae Hak Lee, Kwang Seok Seo

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

62 Scopus citations

Abstract

We have studied the suitability of nanometer-scale In0.7Ga 0.3As HEMTs as a high-speed, low-power logic technology for beyond-CMOS applications. To this end, we have fabricated 50-150 nm gate length In0.7Ga0.3As HEMTs with different gate stack designs. The 50 nm HEMTs exhibit ION/IOFF ratios in excess of 10 5 and DIBL less than 90 mV/dec. Compared with state-of-the-art Si MOSFET's, the non-optimized 50 nm In0.7Ga0.3As HEMTs provide equivalent highspeed performance with 15 times lower DC power dissipation and at least 2.7 times higher fT at equivalent power dissipation level. In the landscape of alternatives for beyond CMOS technologies, InAs-rich InGaAs HEMTs hold considerable promise.

Original languageEnglish
Title of host publicationIEEE International Electron Devices Meeting, 2005 IEDM - Technical Digest
Pages767-770
Number of pages4
StatePublished - 2005
EventIEEE International Electron Devices Meeting, 2005 IEDM - Washington, DC, MD, United States
Duration: 5 Dec 20057 Dec 2005

Publication series

NameTechnical Digest - International Electron Devices Meeting, IEDM
Volume2005
ISSN (Print)0163-1918

Conference

ConferenceIEEE International Electron Devices Meeting, 2005 IEDM
Country/TerritoryUnited States
CityWashington, DC, MD
Period5/12/057/12/05

Fingerprint

Dive into the research topics of 'Performance evaluation of 50 nm in0.7Ga0.3As HEMTs for beyond-CMOS logic applications'. Together they form a unique fingerprint.

Cite this