Programmable logic array design for H.264 context-based adaptive variable length coding

An Chao Tsai; Anand Paul; Jia Ching Wang; Jhing Fa Wang

doi:10.1109/TENCON.2006.343818

Programmable logic array design for H.264 context-based adaptive variable length coding

An Chao Tsai, Anand Paul, Jia Ching Wang, Jhing Fa Wang

National Cheng Kung University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

4 Scopus citations

Abstract

In this paper, we propose an architecture for context-based adaptive Variable Length Coding using programmable logic array. This design is focused in optimizing the hardware cost and enhancing the speed of encoding. The proposed architecture has been simulated using ModelSim, and implemented by UMC 0.18 um cell library. Simulation results illustrates that, the proposed design satisfies the real time constrains, required by various video applications with 2475 logic gates at 210 MHz.

Original language	English
Title of host publication	2006 IEEE Region 10 Conference, TENCON 2006
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Print)	1424405491, 9781424405497
DOIs	https://doi.org/10.1109/TENCON.2006.343818
State	Published - 2006
Event	2006 IEEE Region 10 Conference, TENCON 2006 - Hong Kong, China Duration: 14 Nov 2006 → 17 Nov 2006

Publication series

Name	IEEE Region 10 Annual International Conference, Proceedings/TENCON
ISSN (Print)	2159-3442
ISSN (Electronic)	2159-3450

Conference

Conference	2006 IEEE Region 10 Conference, TENCON 2006
Country/Territory	China
City	Hong Kong
Period	14/11/06 → 17/11/06

Access to Document

10.1109/TENCON.2006.343818

Cite this

Tsai, A. C., Paul, A., Wang, J. C., & Wang, J. F. (2006). Programmable logic array design for H.264 context-based adaptive variable length coding. In 2006 IEEE Region 10 Conference, TENCON 2006 Article 4142493 (IEEE Region 10 Annual International Conference, Proceedings/TENCON). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/TENCON.2006.343818

@inproceedings{92dc6ca78aa842229dc3c1a8d95dc476,

title = "Programmable logic array design for H.264 context-based adaptive variable length coding",

abstract = "In this paper, we propose an architecture for context-based adaptive Variable Length Coding using programmable logic array. This design is focused in optimizing the hardware cost and enhancing the speed of encoding. The proposed architecture has been simulated using ModelSim, and implemented by UMC 0.18 um cell library. Simulation results illustrates that, the proposed design satisfies the real time constrains, required by various video applications with 2475 logic gates at 210 MHz.",

author = "Tsai, {An Chao} and Anand Paul and Wang, {Jia Ching} and Wang, {Jhing Fa}",

year = "2006",

doi = "10.1109/TENCON.2006.343818",

language = "English",

isbn = "1424405491",

series = "IEEE Region 10 Annual International Conference, Proceedings/TENCON",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2006 IEEE Region 10 Conference, TENCON 2006",

address = "United States",

note = "2006 IEEE Region 10 Conference, TENCON 2006 ; Conference date: 14-11-2006 Through 17-11-2006",

}

Tsai, AC, Paul, A, Wang, JC & Wang, JF 2006, Programmable logic array design for H.264 context-based adaptive variable length coding. in 2006 IEEE Region 10 Conference, TENCON 2006., 4142493, IEEE Region 10 Annual International Conference, Proceedings/TENCON, Institute of Electrical and Electronics Engineers Inc., 2006 IEEE Region 10 Conference, TENCON 2006, Hong Kong, China, 14/11/06. https://doi.org/10.1109/TENCON.2006.343818

Programmable logic array design for H.264 context-based adaptive variable length coding. / Tsai, An Chao; Paul, Anand; Wang, Jia Ching et al.
2006 IEEE Region 10 Conference, TENCON 2006. Institute of Electrical and Electronics Engineers Inc., 2006. 4142493 (IEEE Region 10 Annual International Conference, Proceedings/TENCON).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Programmable logic array design for H.264 context-based adaptive variable length coding

AU - Tsai, An Chao

AU - Paul, Anand

AU - Wang, Jia Ching

AU - Wang, Jhing Fa

PY - 2006

Y1 - 2006

N2 - In this paper, we propose an architecture for context-based adaptive Variable Length Coding using programmable logic array. This design is focused in optimizing the hardware cost and enhancing the speed of encoding. The proposed architecture has been simulated using ModelSim, and implemented by UMC 0.18 um cell library. Simulation results illustrates that, the proposed design satisfies the real time constrains, required by various video applications with 2475 logic gates at 210 MHz.

AB - In this paper, we propose an architecture for context-based adaptive Variable Length Coding using programmable logic array. This design is focused in optimizing the hardware cost and enhancing the speed of encoding. The proposed architecture has been simulated using ModelSim, and implemented by UMC 0.18 um cell library. Simulation results illustrates that, the proposed design satisfies the real time constrains, required by various video applications with 2475 logic gates at 210 MHz.

UR - http://www.scopus.com/inward/record.url?scp=34547587112&partnerID=8YFLogxK

U2 - 10.1109/TENCON.2006.343818

DO - 10.1109/TENCON.2006.343818

M3 - Conference contribution

AN - SCOPUS:34547587112

SN - 1424405491

SN - 9781424405497

T3 - IEEE Region 10 Annual International Conference, Proceedings/TENCON

BT - 2006 IEEE Region 10 Conference, TENCON 2006

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2006 IEEE Region 10 Conference, TENCON 2006

Y2 - 14 November 2006 through 17 November 2006

ER -

Programmable logic array design for H.264 context-based adaptive variable length coding

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this