Random data-aware flash translation layer for NAND flash-based smart devices

Se Jin Kwon, Hyung Ju Cho, Sungsoo Kim, Tae Sun Chung

Research output: Contribution to journalArticlepeer-review

Abstract

The design of flash memory systems for smart devices differs significantly from traditional storage systems, because most updates involve the random data. A previously proposed algorithm known as Switchable Address Translation (SAT) enhances the performance of multimedia storage devices; however, it exhibits low space utilization and executes intense monitoring. In this paper, we propose the Random Data-Aware Flash Translation Layer (RDA), which enhances the performance and durability of smart devices. RDA improves low space utilization using the state transition. Furthermore, RDA prolongs the durability of the flash memory by spreading out the random data. According to our experiment results, RDA reduces the total number of erase operations and narrows the deviation of erase operations between the physical blocks, when compared to SAT.

Original languageEnglish
Pages (from-to)81-93
Number of pages13
JournalJournal of Supercomputing
Volume66
Issue number1
DOIs
StatePublished - Oct 2013

Keywords

  • Flash memory system
  • FTL
  • High-performance computer design
  • Middleware
  • Smart devices

Fingerprint

Dive into the research topics of 'Random data-aware flash translation layer for NAND flash-based smart devices'. Together they form a unique fingerprint.

Cite this