Abstract
The design of flash memory systems for smart devices differs significantly from traditional storage systems, because most updates involve the random data. A previously proposed algorithm known as Switchable Address Translation (SAT) enhances the performance of multimedia storage devices; however, it exhibits low space utilization and executes intense monitoring. In this paper, we propose the Random Data-Aware Flash Translation Layer (RDA), which enhances the performance and durability of smart devices. RDA improves low space utilization using the state transition. Furthermore, RDA prolongs the durability of the flash memory by spreading out the random data. According to our experiment results, RDA reduces the total number of erase operations and narrows the deviation of erase operations between the physical blocks, when compared to SAT.
Original language | English |
---|---|
Pages (from-to) | 81-93 |
Number of pages | 13 |
Journal | Journal of Supercomputing |
Volume | 66 |
Issue number | 1 |
DOIs | |
State | Published - Oct 2013 |
Keywords
- Flash memory system
- FTL
- High-performance computer design
- Middleware
- Smart devices