Study on address discharge characteristics using V_t close-curve analysis in ac PDPs

The address discharge characteristics by the various scan-low and common-bias voltages are investigated based on measured address discharge time lags and V_t close-curve analysis. The scan-low voltages are changed with the same voltage difference between the X and Y electrodes during an address period, meaning that the voltage difference between the scan-low voltage applied to the Y electrode and the common-bias voltage applied to the X electrode remains constant even though each voltage level changes. As the voltage difference between the scan and address electrodes is increased during an address period, the address discharge time lag is shortened but a high background luminance is induced. It is found that the improved address discharge characteristics is caused by the effect of the higher external applied voltage during an address period than the accumulated wall charges during a reset period and the high background luminance can be prevented by applying an address-bias voltage during a rising-ramp period.