Sub-10 nm Ge/GaAs heterojunction-based tunneling field-effect transistor with vertical tunneling operation for ultra-low-power applications

Young Jun Yoon, Jae Hwa Seo, Seongjae Cho, Hyuck In Kwon, Jung Hee Lee, In Man Kang

Research output: Contribution to journalArticlepeer-review

7 Scopus citations

Abstract

In this paper, we propose a sub-10 nm Ge/GaAs heterojunction-based tunneling field-effect transistor (TFET) with vertical band-to-band tunneling (BBT) operation for ultra-low-power (LP) applications. We design a stack structure that is based on the Ge/GaAs heterojunction to realize the vertical BBT operation. The use of vertical BBT operations in devices results in excellent subthreshold characteristics with a reduction in the drain-induced barrier thinning (DIBT) phenomenon. The proposed device with a channel length (Lch) of 5 nm exhibits outstanding LP performance with a subthreshold swing (S) of 29.1 mV/dec and an off-state current (Ioff) of 1.12 × 10-11 A/µm. In addition, the use of the high-k spacer dielectric HfO2 improves the on-state current (Ion) with an intrinsic delay time (τ) because of a higher fringing field. We demonstrate a sub-10 nm LP switching device that realizes a good S and lower Ioff at a lower supply voltage (VDD) of 0.2 V.

Original languageEnglish
Pages (from-to)172-178
Number of pages7
JournalJournal of Semiconductor Technology and Science
Volume16
Issue number2
DOIs
StatePublished - Apr 2016

Keywords

  • Ge/GaAs heterojunction
  • Low-power (LP) performance
  • Short-channel effect (SCE)
  • Tunneling field-effect transistor (TFET)
  • Vertical tunneling operation

Fingerprint

Dive into the research topics of 'Sub-10 nm Ge/GaAs heterojunction-based tunneling field-effect transistor with vertical tunneling operation for ultra-low-power applications'. Together they form a unique fingerprint.

Cite this