Surface-modified high-k oxide gate dielectrics for low-voltage high-performance pentacene thin-film transistors

In this study, pentacene thin-film transistors (TFTs) operating at low voltages with high mobilities and low leakage currents are successfully fabricated by the surface modification of the CeO₂-SiO₂ gate dielectrics. The surface of the gate dielectric plays a crucial role in determining the performance and electrical reliability of the pentacene TFTs. Nearly hysteresis-free transistors are obtained by passivating the devices with appropriate polymeric dielectrics. After coating with poly(4-vinylphenol) (PVP), the reduced roughness of the surface induces the formation of uniform and large pentacene grains; moreover, -OH groups on CeO₂-SiO₂ are terminated by C₆H₅, resulting in the formation of a more hydrophobia surface. Enhanced pentacene quality and reduced hysteresis is observed in current-voltage (I-V) measurements of the PVP-coated pentacene TFTs. Since grain boundaries and -OH groups are believed to act as electron traps, an OH-free and smooth gate dielectric leads to a low trap density at the interface between the pentacene and the gate dielectric. The realization of electrically stable devices that can be operated at low voltages makes the OTFTs excellent candidates for future flexible displays and electronics applications.